Presentations

Toward Rethinking the Management Techniques in Emerging Memory Systems

Toward High-Fidelity Heterogeneous Memory System Modeling in gem5

A Cycle-level Unified DRAM Cache Controller Model in gem5

Characterizing the Performance of Inter-Process Sharing of Persistent Memory Objects